View 3D7314G-500_1199494.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

3D7314
MONOLITHIC QUADRUPLE FIXED DELAY LINE (SERIES 3D7314)
FEATURES
* * * * * * * * * * * * * All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise Leading- and trailing-edge accuracy Delay range: 10 through 500ns Delay tolerance: 2% or 1.0ns Temperature stability: 1% typical (0C-70C) Vdd stability: 1% typical (4.75V-5.25V) Minimum input pulse width: 20% of total delay Static Idd: 1.3ma typical Minimum input pulse width: 25% of total delay
I1 N/C I2 I3 I4 N/C GND 1 2 3 4 5 6 7
PACKAGES
14 13 12 11 10 9 8 VDD N/C O1 N/C O2 O3 O4
I1 N/C I2 I3 I4 N/C GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VDD N/C O1 N/C O2 O3 O4
3D7314-xx DIP 3D7314G-xx Gull-Wing
3D7314D-xx SOIC (150 Mil)
For mechanical dimensions, click here. For package marking details, click here.
FUNCTIONAL DESCRIPTION
The 3D7314 Quadruple Delay Line product family consists of fixeddelay CMOS integrated circuits. Each package contains four matched, independent delay lines. Delay values can range from 10ns through 500ns. The input is reproduced at the output without inversion, shifted in time as per the user-specified dash number. The 3D7314 is TTLand CMOS-compatible, capable of driving ten 74LS-type loads, and features both rising- and falling-edge accuracy. The all-CMOS 3D7314 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 14-pin auto-insertable DIP and a space saving surface mount 14-pin SOIC.
PIN DESCRIPTIONS
I1 I2 I3 I4 O1 O2 O3 O4 VDD GND N/C Delay Line 1 Input Delay Line 2 Input Delay Line 3 Input Delay Line 4 Input Delay Line 1 Output Delay Line 2 Output Delay Line 3 Output Delay Line 4 Output +5 Volts Ground No Connection
TABLE 1: PART NUMBER SPECIFICATIONS
DIP-14 3D7314 -10 -15 -20 -25 -30 -40 -50 -100 -200 -300 -400 -500 PART NUMBER DIP-14 SOIC-14 3D7314G 3D7314D -10 -10 -15 -15 -20 -20 -25 -25 -30 -30 -40 -40 -50 -50 -100 -100 -200 -200 -300 -300 -400 -400 -500 -500 DELAY PER LINE (ns) 10 1.0 15 1.0 20 1.0 25 1.0 30 1.0 40 1.0 50 1.0 100 2.0 200 4.0 300 6.0 400 8.0 500 10.0 Max Operating Frequency 33.3 MHz 22.2 MHz 16.7 MHz 13.3 MHz 11.1 MHz 8.33 MHz 6.67 MHz 3.33 MHz 1.67 MHz 1.11 MHz 0.83 MHz 0.67 MHz INPUT RESTRICTIONS Absolute Max Min Operating Oper. Freq. Pulse Width 100.0 MHz 15.0 ns 100.0 MHz 22.5 ns 100.0 MHz 30.0 ns 83.3 MHz 37.5 ns 71.4 MHz 45.0 ns 62.5 MHz 60.0 ns 50.0 MHz 75.0 ns 25.0 MHz 150.0 ns 12.5 MHz 300.0 ns 8.33 MHz 450.0 ns 6.25 MHz 600.0 ns 5.00 MHz 750.0 ns Absolute Min Oper. P.W. 5.0 ns 5.0 ns 5.0 ns 6.0 ns 7.0 ns 8.0 ns 10.0 ns 20.0 ns 40.0 ns 60.0 ns 80.0 ns 100.0 ns
NOTES: Any delay between 10 and 500 ns not shown is also available.
2003 Data Delay Devices
Doc #03005
12/8/03
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
3D7314
APPLICATION NOTES
OPERATIONAL DESCRIPTION
The 3D7314 quadruple delay line architecture is shown in Figure 1. The individual delay lines are composed of a number of delay cells connected in series. Each delay line produces at its output a replica of the signal present at its input, shifted in time. The delay lines are matched and share the same compensation signals, which minimizes line-to-line delay deviations over temperature and supply voltage variations. To guarantee the Table 1 delay accuracy for input frequencies higher than the Maximum Operating Frequency, the 3D7314 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.
INPUT SIGNAL CHARACTERISTICS
The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a Maximum and an Absolute Maximum operating input frequency and a Minimum and an Absolute Minimum operating pulse width have been specified.
OPERATING PULSE WIDTH
The Absolute Minimum Operating Pulse Width (high or low) specification, tabulated in Table 1, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion. The Minimum Operating Pulse Width (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in Table 1 is guaranteed. To guarantee the Table 1 delay accuracy for input pulse width smaller than the Minimum Operating Pulse Width, the 3D7314 must be tested at the user operating pulse width. Therefore, to facilitate production and device identification, the part number will include a
O2 O3 O4
OPERATING FREQUENCY
The Absolute Maximum Operating Frequency specification, tabulated in Table 1, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion. The Maximum Operating Frequency specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed.
VDD O1
Temp & VDD Compensation
Delay Line
Delay Line
Delay Line
Delay Line
GND
I1
I2
I3
I4
Figure 1: 3D7314 Functional Diagram
Doc #03005
12/8/03
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
2
3D7314
APPLICATION NOTES (CONT'D)
custom reference designator identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted. circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature. The thermal coefficient is reduced to 200 PPM/C, which is equivalent to a variation , over the 0C-70C operating range, of 1% from the room-temperature delay settings and/or 0.5ns, whichever is greater. The power supply coefficient is reduced, over the 4.75V-5.25V operating range, to 1% of the delay settings at the nominal 5.0VDC power supply and/or 1.0ns, whichever is greater. It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred.
POWER SUPPLY AND TEMPERATURE CONSIDERATIONS
The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D7304 programmable delay line utilizes novel and innovative compensation
DEVICE SPECIFICATIONS
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER DC Supply Voltage Input Pin Voltage Input Pin Current Storage Temperature Lead Temperature SYMBOL VDD VIN IIN TSTRG TLEAD MIN -0.3 -0.3 -1.0 -55 MAX 7.0 VDD+0.3 1.0 150 300 UNITS V V mA C C NOTES
25C 10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V) PARAMETER Static Supply Current* High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current High Level Output Current Low Level Output Current Output Rise & Fall Time SYMBOL IDD VIH VIL IIH IIL IOH IOL TR & TF MIN 2.0 -0.1 -0.1 0.0 0.0 -8.0 7.5 2 0.8 0.1 0.1 -6.0 TYP 1.3 MAX 2.0 UNITS mA V V A A mA mA ns NOTES VDD = 3.6V VIH = VDD VIL = 0V VDD = 4.75V VOH = 2.4V VDD = 4.75V VOL = 0.4V CLD = 5 pf
6.0
*IDD(Dynamic) = 4 * CLD * VDD * F where: CLD = Average capacitance load/line (pf) F = Input frequency (GHz)
Input Capacitance = 10 pf typical Output Load Capacitance (CLD) = 25 pf max
Doc #03005
12/8/03
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3
3D7314
SILICON DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: 25oC 3oC Supply Voltage (Vcc): 5.0V 0.1V Input Pulse: High = 3.0V 0.1V Low = 0.0V 0.1V Source Impedance: 50 Max. Rise/Fall Time: 3.0 ns Max. (measured between 0.6V and 2.4V ) Pulse Width: PWIN = 1.25 x Total Delay Period: PERIN = 2.5 x Total Delay OUTPUT: Rload: Cload: Threshold: 10K 10% 5pf 10% 1.5V (Rising & Falling)
Device Under Test
10K 5pf
Digital Scope
470
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.
COMPUTER SYSTEM
PRINTER
REF PULSE GENERATOR OUT TRIG IN1 DEVICE UNDER IN2 TEST (DUT) IN3 IN4 OUT1 OUT2 OUT3 OUT4 IN TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER
Figure 2: Test Setup
PERIN PW IN tRISE INPUT SIGNAL
2.4V 1.5V 0.6V
tFALL VIH
2.4V 1.5V 0.6V
VIL tPHL
tPLH OUTPUT SIGNAL
1.5V
VOH
1.5V
VOL
Figure 3: Timing Diagram
Doc #03005
12/8/03
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
4

▲Up To Search▲

Price & Availability of 3D7314G-500

	To Download 3D7314G-500 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .